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Abstract
An NPN-based temperature sensor with digital output transistors has been realized in a 65-nm
CMOS process. It achieves a batch-calibrated inaccuracy of ±0.5 ◦C (3σ) and a trimmed inaccuracy
of ±0.2 ◦C (3σ) over the temperature range from −70 ◦C to 125 ◦C. This performance is obtained
by the use of NPN transistors as sensing elements, the use of dynamic techniques, i.e. correlated
double sampling and dynamic element matching, and a single room-temperature trim. The sensor
draws 8.3 µA from a 1.2-V supply and occupies an area of 0.1 mm2.
I. INTRODUCTION
Temperature sensors are used in a wide range of commercial applications, ranging from
the control of domestic appliances and industrial machinery to environmental monitoring.
Fabrication costs can be reduced by implementing the sensors in standard digital CMOS
processes. This enables the co-integration of the read-out electronics, so that a digital tem-
perature reading can be directly provided to, for instance, a microcontroller.
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2An additional motivation for the development of CMOS temperature sensors in deep-
submicron technologies has come from their use in the thermal management of micropro-
cessors [1]–[4]. Although this requires an accuracy of only a few degrees centigrade, other
applications are more demanding, e.g. the compensation of CMOS frequency references [5],
[6] or MEMS oscillators [7].
CMOS temperature sensors with an inaccuracy of less than ±0.1 ◦C over the military
temperature range have been demonstrated in a mature technology (0.7-µm CMOS) [8], [9].
They are usually based on the temperature dependency of PNP transistors and achieve high
accuracy by employing a single-temperature trim as well as precision circuit techniques, such
as offset cancellation, dynamic element matching (DEM) and curvature correction1.
The same sensing principle has been employed in temperature sensors in 65 nm [3] and
32 nm [10], but these only achieved inaccuracies of about 5 ◦C. This lack of accuracy is
mainly due to the non-idealities of parasitic PNP transistors in deep-submicron technologies.
Other sensing principles have been proposed for deep-submicron applications, such as the
use of thermistors [1], the measurement of ring oscillator frequency [1] or MOS-transistor
leakage [2]. These approaches require either multi-temperature trimming, or suffer from
inaccuracies of a few degrees centigrade even over temperature ranges much narrower than the
standard military or industrial temperature ranges. Sensors based on inverter delay have been
proposed as good candidates for VLSI integration because of their compact layout. However,
in a 0.35-µm CMOS prototype, a two-temperature trimming was necessary to achieve an
inaccuracy of −0.4 ◦C to +0.6 ◦C over the range from 0 ◦C to 90 ◦C [11]. Furthermore, the
sensor’s power supply sensitivity was quite high: 33 ◦C/V, which is two orders of magnitude
worse than that of PNP-based sensors.
This paper describes the design of a temperature sensor in 65-nm CMOS [12]. The aim
was to demonstrate that accurate low-power low-voltage temperature sensors can still be
designed in deep-submicron CMOS processes. Precision circuit techniques already adopted
for larger feature-size processes have been employed, together with deep-submicron-specific
techniques, such as the use of NPN bipolar transistors as sensing elements. In this way, a
batch-calibrated inaccuracy of 0.5 ◦C (3σ) and a (single-temperature) trimmed inaccuracy of
0.2◦C (3σ) from −70 ◦C to 125 ◦C have been achieved.
1Throughout the paper, trimming refers to the adjustment of any single sample based on the measurement of the sample
itself; batch-calibration or correction (curvature correction, non-linear correction) refers to the adjustment of the samples
by the same amount, equal for all the samples, which can be based on simulations, the measurement of multiple samples
or of a single sample.
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3The sensor’s principles of operation are presented in section II, while its main sources
of inaccuracy and the techniques used to overcome them are described in section III. The
circuit details are presented in section IV; experimental results are shown in section V and
conclusions are drawn in section VI.
II. PRINCIPLE OF OPERATION
The sensing principle of a bandgap (or bipolar-transistor-based) temperature sensors is
depicted in Fig. 1. The sensor’s core consists of a pair of matched bipolar transistors (diode-
connected PNPs) biased by two currents with ratio n, to produce two temperature-dependent
voltages Vbe and ∆Vbe. The base-emitter voltage of one transistor can be approximated as
Vbe ≈
kT
q
ln
(
Ibias
IS
)
(1)
where k is the Boltzmann’s constant, T is the absolute temperature, q is the electron charge,
Ibias is the bias current and IS is the saturation current of the transistor. The temperature
dependence of Vbe is approximately linear: its extrapolated value at 0 K (Vbe0) is close to the
silicon bandgap voltage of about 1.2 V and its temperature coefficient is about -2 mV/◦C
[13].
The difference in base-emitter voltages ∆Vbe can be computed from (1) as
∆Vbe =
kT
q
ln
(
nIbias
IS
)
−
kT
q
ln
(
Ibias
IS
)
=
kT
q
ln n (2)
This voltage is proportional to absolute temperature (PTAT) and is independent of process
and bias conditions. Thus, ∆Vbe is an accurate measure of absolute temperature.
∆Vbe can be fed to an analog-to-digital converter (ADC) to produce a digital temperature
reading. The accuracy of this reading will then be limited by the accuracy of the ADC’s
voltage reference. In order to reduce the number of components and, consequently, the
possible sources of inaccuracy, this voltage can also be generated by the same pair of
bipolar transistors [13], [14]. As shown in Fig. 1, the temperature dependence of Vbe can
be compensated for by summing it with a scaled version of the PTAT voltage ∆Vbe, as is
usually done in bandgap references [15]. In this work, the appropriate scale factor is α = 18.
A PTAT digital output µ can then be generated by combining Vbe and ∆Vbe as follows:
µ =
α∆Vbe
Vbg
=
α∆Vbe
Vbe + α∆Vbe
(3)
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4from which an output in degree Celsius can then be obtained by scaling:
Dout = A · µ + B (4)
where A ≈ 600 and B ≈ −273 [16].
III. SOURCES OF INACCURACY
A. Non-idealities of bipolar transistors
In the previous analysis, the relationship between Ibias and Vbe, i.e. (1), was assumed to be
exponential. This is only valid for large collector currents, i.e for IC ≫ IS . A more accurate
expression is:
IC = IS
[
exp
(
qVbe
kT
)
− 1
]
≈ IS exp
(
qVbe
kT
)
(5)
where the approximation is valid for large enough collector currents IC . CMOS temperature
sensors are usually based on substrate PNPs [3], [8]–[10], [17]. As shown in Fig. 2(a),
these consist of a p+ drain diffusion (emitter), an n-well (base) and the silicon substrate
(collector) and are available in most CMOS processes. Since the silicon substrate is usually
tied to ground, the PNP must be biased via its emitter [Fig. 3(a)]. While (1) is valid for this
configuration under the approximation IC ≈ Ibias, it is possible to derive from (5)
Vbe =
kT
q
ln
(
IE − IB
IS
)
=
kT
q
ln
(
Ibias
IS
β
β + 1
)
(6)
where IE and IB are emitter and base currents and β , ICIB is the current gain of the transistor.
The finite current gain and its spread affect both the curvature and the spread of Vbe. The
additional curvature can be compensated for by using standard methods for Vbe-curvature
compensation (see section III-D), but the additional spread directly impacts the sensor’s
accuracy. As can be understood from (6), this effect is negligible for high β but becomes
increasingly significant as β decreases. For example, with β = 5, a 10% spread in current
gain results in a temperature error of almost 0.1 ◦C over the military temperature range [16].
Though circuit techniques for finite current-gain compensation can be applied [8], device
mismatch limits their effectiveness at low current gains.
The current gain of the substrate PNPs available in several CMOS processes is reported
in Fig. 4. It approaches unity in deep-submicron processes, making it difficult to implement
accurate temperature sensors with these devices. As an alternative, parasitic NPN transistors
can be employed, which can be directly biased via their collectors. Lateral NPN transistors in
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5CMOS technology have been used in temperature sensors [18] but their IC−Vbe characteristic
deviates from (5) due to various extra non-idealities [16]. A better option is the vertical NPN
[19], [20], which consists of an n+ drain diffusion (emitter), a p-well (base) and a deep
n-well (collector), all standard features in deep-submicron processes [Fig. 2(b)]. Their only
disadvantage is a higher sensitivity to packaging stress compared to vertical PNPs2 [21].
As shown in Fig. 3(b), a vertical NPN can be biased via its collector, while the required base
current can be easily provided by a feedback amplifier. The resulting base-emitter voltage
will then be independent of the transistor’s current gain. Moreover, the transistor’s drain
voltage is fixed by the feedback amplifier, making the collector current insensitive to supply
voltage variations. It should also be noted that this circuit can tolerate lower supply voltages
than a diode-connected PNP. With reference to Fig. 3(a), this requires a minimum supply
voltage equal to the sum of Vbe and the current source’s headroom. Since Vbe can be as high
as ≈ 800 mV at the lower bound of the military temperature range (−55 ◦C) and a certain
headroom is required to ensure current source accuracy, the minimum supply voltage can
easily exceed 1.2 V. For the NPN circuit in Fig. 3(b), however, the supply voltage primarily
has to accommodate the sum of the NPN’s saturation voltage Vce ≈ 0.3 V ≪ Vbe and of
the current source’s headroom. Although it must also ensure the functionality of the branch,
comprising the base-emitter junction and the amplifier, that supplies IB, no great accuracy
is required of this branch. The minimum supply voltage can thus be significantly lower than
in the case of a diode-connected PNP. This is a significant advantage in deep-submicron
designs, which must operate at supply voltages of 1.2 V or lower.
B. ADC accuracy and quantization noise
The digital output µ in (3) can be obtained by connecting the bipolar core to the charge-
balancing converter shown in Fig. 5 [22]. Here, a bias circuit generates a supply-independent
current Ibias. Scaled copies of this current bias a pair of vertical NPNs at a n:1 collector
current ratio and a third NPN with a current ntrimIbias. The resulting voltages ∆Vbe and Vbe
constitute the inputs of a 1st-order Σ∆ ADC. The ADC integrates −Vbe when the bitstream
bs = 1 and integrates ∆Vbe when bs = 0. Thanks to the negative feedback, the average
input of the integrator is equal to zero, i.e. the integrated charge is balanced, which can be
2Under stress condition typical of plastic package (≈ ± 150 MPa), vertical NPNs shows a Vbe variation of about 3 mV,
which is equivalent to a temperature error of about 1 ◦C; those variation are 60% smaller for vertical PNPs [21].
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6expressed as
(1− µ) · α · Vbe − µ ·∆Vbe = 0 (7)
where the bitstream average is µ = 〈bs〉. From (7) it follows that the resulting µ satisfies (3).
In the practical implementation of the charge-balancing converter, a sensitive point is the
implementation of the amplification factor α. An integer factor α is usually adopted, so that
it can easily be realized by an array of α matched elements, e.g. capacitors [8]. The limit
to the accuracy of α is therefore determined by the matching of these elements, requiring
the use of dynamic element matching techniques that add to the complexity and area of the
sensor.
Alternatively, the factor α can be realized by multiple integrations during the bs = 0 phase.
This is depicted in Fig. 6(a) for the case α = 6. The α amplifier in Fig. 5 is removed from
the system of Fig. 5 and when bs = 0, ∆Vbe is integrated in α = 6 successive cycles. When
bs = 1, −Vbe is integrated in a single cycles. At the end of the α = 6 cycles, the comparator’s
output is updated. With this solution, a single element can be used to implement α = 6, but
the drawback is that the conversion speed is traded for accuracy. This is because α times more
cycles are used to obtain an accurate multiplication factor. The comparator is sampled only
after a single integration for the bs = 1 phase or after a series of α integrations for the bs = 0
phase. An additional improvement in resolution can be achieved if the comparator is sampled
more rapidly, e.g. after every integration, as shown in Fig. 6(b). Note that this is equivalent
to multiple integrations with α = 1. The effectiveness of this approach is demonstrated by
Matlab simulation of the 1st-order Σ∆ converter with α = 18 and α = 2. The results are
shown in Fig. 7, where the peak quantization error over the temperature range from −70 ◦C
to 125 ◦C is plotted versus conversion time. In the simulation, the length of the different
phases required by the circuit described in section IV has been used3, i.e., respectively, for
the bs = 1 phase and the bs = 0 phase, 390 µs and 100 µs for α = 18 and 70 µs and
100 µs for α = 2. The value α = 2 has been chosen since it corresponds to a simple circuit
implementation (see section IV-D).
It should be noted that if α 6= 18, then Vbg in (3) will no longer be temperature independent
and the bitstream average µ will no longer be PTAT. A digital back-end (similar to the one
3With reference to the symbols used in section IV-D, for α = 18, the bs = 1 phase is the same as in the case α = 2,
while the length in the bs = 0 phase has been assumed equal to T1 + (α− 1)T2 = 50 µs + 17 · 20 µs = 390 µs.
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7in [10]) is then required to compute a PTAT output, according to the relation
µPTAT =
αPTAT · µ
α + (αPTAT − α)µ
(8)
where αPTAT is the value required in (3) to obtain a PTAT output, and α is the value actually
used in the charge-balancing converter.
It can be concluded that, for the same conversion time, using a smaller value of α results in
lower quantization error, thanks to the increased granularity of the charge-balancing process.
The only drawback is the need for a digital back-end to implement the non-linear correction
described by (8). However, in a deep-submicron CMOS technology, this requires little extra
chip area or power dissipation.
C. Process spread
Since accurate current references are not available in CMOS, Ibias is derived by forcing a
well-defined voltage, e.g. ∆Vbe, across a resistor. However, due to the spread of this resistor
and the spread of IS , the Vbe of the biased transistor will still spread. As shown in [23], this
spread is PTAT in nature, and can be cancelled simply by trimming the bias current used to
generate Vbe, i.e. by trimming ntrim in Fig. 5 [8]. In this way, a single-point trim is enough
to compensate for process spread.
D. Non-linearity of Vbe
In the previous sections, the temperature behavior of Vbe has been considered to be linear.
In practice, Vbe shows a slight non-linearity mainly consisting of a second-order term [13].
Over the military temperature range, this can be as large as 1 ◦C [8].
The non-linearity in µ can be compensated for by making the temperature coefficient of the
denominator of (3), i.e. Vbg, slightly positive [22]. This can be accomplished by increasing
Ibias slightly compared to the value required to make Vbg temperature-independent. Any
systematic residual non-linearity can then be compensated for by digital post-processing. A
full conversion then consists of the following steps:
1) the charge-balancing converter is operated with α = 2, as explained in section III-B;
2) the output bitstream bs is decimated to obtain
µ =
2∆Vbe
Vbe + 2∆Vbe
(9)
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83) a PTAT ratio µPTAT is computed:
µPTAT =
9 · µ
1 + 8 · µ
(10)
4) The residual non-linearity in µPTAT is compensated for with the help of a compensating
polynomial.
IV. CIRCUIT IMPLEMENTATION
A block diagram of the sensor is shown in Fig. 8. The circuit design of the bias circuit
generating Ibias, the bipolar front-end and the Σ∆ are described in detail in the following
sections, together with the choice of the bias currents for the bipolar core.
A. Current level in the bipolar core
The bias currents of the NPN transistors in the bipolar core are constrained by several
requirements, such as accuracy, noise and conversion speed. For low collector currents, the
approximation IC ≫ IS used in (5) is not valid anymore and ∆Vbe must be expressed as
∆Vbe =
kT
q
ln
(
nIbias
IS
+ 1
Ibias
IS
+ 1
)
=
kT
q
ln n +
kT
q
ln
(
1 + IS
nIbias
1 + IS
Ibias
)
(11)
Thus, the bias current must be significantly larger than the saturation current in order to obtain
an accurate PTAT voltage, especially at higher temperatures, since IS increases rapidly with
temperature and can reach pico-Ampere levels at 125 ◦C.
For large bias currents, the accuracy of ∆Vbe is impaired by the parasitic resistances RB
and RE in series with the emitter and the base junction respectively. In this case ∆Vbe may
be expressed as
∆Vbe =
kT
q
ln n + RB(IB1 − IB2) + RE(IE1 − IE2) (12)
=
kT
q
ln n +
[
RB
β
+ RE
(
1
β
+ 1
)]
(n− 1)Ibias (13)
=
kT
q
ln n +
[
RB
β
+ RE
(
1
β
+ 1
)]
(n− 1)Ibias (14)
=
kT
q
ln n + RS(n− 1)Ibias (15)
where IB1,2 and IE1,2 are the base and emitter currents of Q1,2 and RS is the equivalent
series resistance [16]. Typical values for RB and RE are typically in the order of 100 Ω
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9and 10 Ω, respectively. Considering that the current gain β is commonly lower than 10 in
deep-submicron processes, RS will be in the order of some tens of Ohms, leading to a
non-negligible temperature error for bias currents higher than a few hundred nano-Amperes.
The additional terms in (11) and (15) make ∆Vbe non-PTAT. Moreover, those terms will
give rise to extra spread, due to the process spread of IS , RS and Ibias. Fig. 9 shows the
simulated effect of ∆Vbe spread on the temperature reading for the NPN transistors available
in the adopted technology, with the added assumption that the spread in Ibias is ±20%.
Since no accurate spread models for the parasitic resistances and saturation currents were
available, these parameters were kept constant. The maximum allowable error (dashed line
in Fig. 9) due to spread should be less than 10% of the target inaccuracy. It can be seen
that several pairs of the design parameters n and Ibias meet those requirements. A larger n
is preferable, because it implies a larger ∆Vbe and consequently more relaxed requirements
on the ADC. A larger bias current is also advantageous since it results in less noise. Based
on these considerations, n = 4 and Ibias = 50 nA at room temperature have been chosen.
B. Bias circuit
In the bias circuit (Fig. 10), transistors Qa and Qb are biased by a low-voltage cascode
mirror (A1 and M1−M4) with a 2:1 current ratio, forcing a PTAT voltage across polysilicon
resistor RE = 180 kΩ and making the emitter current IE of Qb supply-independent. The
cascade of A2 and M11 provides the base currents for Qa and Qb in a configuration similar
to that shown in Fig. 3(b). The bias current Ibias = IE can be derived by generating and
summing copies of the collector current IC and the base current IBb of Qb. If the current
gains β of Qa and Qb were equal and consequently Iba = 2IBb held for their base currents,
Ibias could be obtained by mirroring the drain current of M11 with a gain of 1/3 and adding it
to a copy of IC . However, since β is a (weak) function of collector current, a replica circuit
is used to bias the matched transistor Qc with the same collector current of Qb and obtain
an accurate copy of IBb through M12. Copies of IBb and IC (through M13 and M7) are then
summed at the input of a low-voltage current mirror [24].
Unlike PNP-based bias circuits [8], [9], [17], the circuit in Fig. 10 does not need low-offset
amplifiers. This is because the loop comprising the base-emitter junctions of Qa,b and resistor
RE can be directly realized with NPNs but not with substrate PNPs. In the presented circuit,
the function of the feedback amplifiers and the low-voltage current mirror is only to equalize
their collector-base voltages. Thus, their offset specifications are relaxed. However, since the
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base currents are relatively large (β < 5), the use of common-source buffers M11 and M12
minimizes the systematic offset of amplifiers A2 and A3, which otherwise would have to
source these currents. The collector voltage is set to VCE0, obtained by biasing RCE with a
copy of IC .
A2 and A3 are implemented as current-mirror-loaded PMOS differential pairs with tail
currents of 340 nA at room temperature and current-mirror loads. Their respective feedback
loops are stabilized by Miller capacitors Cc1,2 and the associated zero-cancelling resistors
Rc1,2. A3 is a current-mirror OTA [25] with a PMOS input pair. The associated feedback
loop is stabilized by Miller capacitor Cc3. This is kept reasonably small (1 pF), by using a
low bias current (8 nA) combined with a mirror attenuation of 10 to keep the OTA’s effective
transconductance low. The bias currents of the amplifiers are scaled copies of IC and are
thus approximately PTAT and supply-independent.
Thanks to the use of NPNs and of the feedback loops, the circuit is able to work at low
supply voltages and low temperatures. Simulation shows that, for the adopted process, the
effect of supply variations on Ibias is less than 300 ppm/V down to a supply voltage of 1.2
V at −70 ◦C (for which Vbe > 800 mV).
Due to the self-biasing nature of the circuit, a start-up circuit is required. The long transistor
M14 generates a current ID14 in the order of few tens of nA, which is lower than the IC at
the correct operation point for any operating condition and process corner. This current is
compared to IC by the current comparator comprising M16, M17 and M21. If ID14 is larger
than IC , i.e. if the circuit has not yet started up, the difference ID14 − IC is mirrored by
M17 − M20 and used to start-up the circuit. The start-up current is delivered to the bases
of Qa,b, to resistor RCE and as bias currents of A1,2,3 (not shown in the schematic), which
would otherwise be off because of the low IC . The injection of Istart−up makes the currents
in all the branches increase and reach the stable operation point. When IC becomes larger
than ID14, the current in M21 is zero and the start-up circuit is disabled.
C. Bipolar core
In the bipolar front-end (Fig. 11), transistors Q1 and Q2 are biased by an array of n+1 unit
current sources (n = 4), whose current (50 nA) is derived from Ibias. The switches controlled
by en1 and en2 can be configured to to generate a differential output VΣ∆ equal to either
∆Vbe or Vbe. If en1 (en2) is high and en2 (en1) is low, the base-emitter junction of Q2 (Q1)
is shorted and the drain current of Mf2 (Mf1) is switched off to prevent any voltage drop
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over the switch driven by en1 (en2). In this condition, VΣ∆ = +Vbe1 (VΣ∆ = −Vbe2). When
both en1,2 are high, the switches connected to the current source array are set to bias Q1 and
Q2 either at a n:1 or at a 1:n collector current ratio, so that, respectively, either VΣ∆ = ∆Vbe
or VΣ∆ = −∆Vbe. Because Vbe and ∆Vbe are not required at the same time, only two bipolar
transistors are employed rather than the three used shown in Fig. 5.
When ∆Vbe needs to be integrated, the accuracy of the 1:n current ratio and, hence, that
of ∆Vbe is guaranteed by a bitstream-controlled dynamic element matching (DEM) scheme,
which is used to swap the current sources in a way that is uncorrelated with the bitstream [8].
In successive ∆Vbe-integration cycles, a different current source is chosen from the array to
provide the unit collector current, while the other n− 1 sources provide the larger collector
current. Mismatch errors in the current sources are thus averaged out without introducing in-
band intermodulation products. Another source of error is the mismatch between Q1 and Q2,
which can be expressed as mismatch of their saturation currents, respectively, IS1 and IS2.
This mismatch can cause errors when generating ∆Vbe and can be cancelled by operating the
Σ∆ modulator in the following way. When integrating ∆Vbe, as explained in the following
section, two phases are employed: in the first phase, Q1,2 are biased so that IC1 = nIC2
and Vbe1 − Vbe2 is integrated; in the second phase, Q1,2 are biased so that IC2 = nIC1 and
−(Vbe1 − Vbe2) is integrated. The net integrated differential charge is then
Q∆Vbe = Ca
[(
V
(1)
be1 − V
(1)
be2
)
−
(
V
(2)
be1 − V
(2)
be2
)]
(16)
= Ca
kT
q
[(
ln n + ln
IS1
IS2
)
−
(
− ln n + ln
IS1
IS2
)]
(17)
= 2Ca
kT
q
ln n (18)
where the superscripts (1) and (2) refers to the voltages in the first and second phase phase,
respectively.
To trim the sensor at room temperature, Vbe is adjusted, as explained in section III-C: the
collector current of Q1 or Q2 can be coarsely adjusted via n−1 of the current sources, while
the n-th is driven by a digital modulator to provide a fine trim [8].
The bases of Q1,2 are loaded by the input capacitors of the Σ∆. Care must be taken to
ensure stable operation of the loops around Q1,2 for any bias of the collector current. Taking
into consideration only one of them, the loop is comprised by three cascaded stages, Q1, Af1
and Mf1. Miller compensation with resistive cancellation of the positive zero is introduced
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around Af1, so that the cascade of Q1 and Af1 behaves like a two-stages Miller compensated
amplifier. The gain-bandwidth product can be approximated as
GBW ≈
gm1
2piCf1
=
IC1q
2pikTCf1
(19)
where gm1 and IC1 are the transconductance and collector current of Q1. To ensure enough
phase margin for the loop, the frequency of the poles associated with Af1 and Mf1 must be
larger than the worst-case GBW , i.e. that for the largest IC1. Af1 (a current-mirror loaded
differential pair) is then biased with a PTAT tail current derived from Ibias (equal to 400 nA at
room temperature), so that its associated pole, proportional to its transconductance, moves to
higher frequencies for higher temperatures, i.e. the conditions at which IC1 and consequently
GBW are larger. The third pole due to the impedance and capacitance at the drain of Mf1 is
brought to high frequency by adding the diode-connected bipolar Q3. The impedance of that
node could have been lowered also by adding a diode-connected MOS transistor, but the use
of a diode-connected bipolar is more advantageous than for two reasons. Firstly, Q3 and Q1
form a current mirror and the collector current of Q3 tracks IC1, so that the transconductance
of Q3, and thus the third pole, are larger for a higher GBW . Secondly, for a fixed current
consumption, a higher transconductance can be usually achieved by a BJT rather than with
a MOS. For a fixed bias current I , this is true if
gm,BJT =
IC
Vt
=
β
β + 1
I
Vt
> gm,MOS =
I
nsubVt
⇔ β >
1
n− 1
(20)
where nsub is the MOS subthreshold slope factor and a MOS in weak inversion has been
assumed, i.e. in the operation region with highest transconductance-to-current ratio. Since
nsub is typically between 1.2 and 1.6 (≈ 1.5 for the devices used in this work) [26], a BJT
is more efficient for β > 5.
D. Sigma-Delta ADC
A 1st-order Σ∆ modulator (Fig. 11) is used to sample the voltages produced by the bipolar
core. The modulator implements the charge-balancing principle described in section II, as
can be understood from the example waveforms shown in Fig. 12. The modulator’s switched-
capacitor integrator is reset at the beginning of each temperature conversion. The opamp is
based on a 2-stage Miller-compensated topology and achieves a minimum simulated gain of
93 dB (over process and temperature variations) with a PTAT bias current (3 µA at room
temperature). Correlated Double Sampling (CDS) is used to reduce its offset and 1/f noise
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[27]. During phase φ1, the opamp is configured as a unity-gain buffer and the signal plus
offset and flicker noise are sampled on input capacitors Ca1,2 = 2 pF. In the second phase
φ2, the offset and low frequency noise are cancelled and the charge on the input capacitors is
dumped on integrating capacitors Cb1,2. Since the modulator must operate at 1.2 V, the voltage
swing at the output of the integrator was scaled down by choosing Cb1,2 = k ·Ca1,2 = 4·Ca1,2.
Furthermore, as shown in the timing diagram in Fig. 12, when bs = 1, only one BJT is biased
and only one base-emitter voltage −Vbe is integrated, instead of the −2Vbe of previous work
[8], [9]. Since a charge proportional to 2∆Vbe is integrated when bs = 0 as shown in (18), the
ratio between the charge integrated for bs = 0 and bs = 1 is equal to −2∆Vbe/Vbe. The factor
2 results in an equivalent factor α = 2 in the charge-balancing conversion, as mentioned in
section III-B. However, this choice means that when bs = 1, a Vbe-dependent common-mode
voltage will also be integrated. Imbalances in the fully differential structure of the integrator,
such as mismatch in the parasitic capacitances to ground at the inverting and non-inverting
input of the opamp, can result in a finite common-mode-to-differential-mode charge gain,
leading to error in the output. To minimize the total integrated common-mode voltage, the
sign of the input common-mode voltage is alternated in successive bs = 1 cycles, by setting
either Vbe1 = 0 and Vbe2 = Vbe in φ1 (period A in Fig. 12), or Vbe1 = Vbe and Vbe2 = 0 in φ2
(period B).
As shown in Fig. 12, a longer settling time is required when one input of the modulator
must switch between, say, Vbe and 0 V, when Vbe is being integrated, than when one of the
inputs must switch between, say, Vbe1 and Vbe2 when ∆Vbe is being integrated. To minimize
the conversion time, the length of each phase of the integrator are chosen equal either to T1
when the input switches between 0 and Vbe or to T1 < T2 when the input switches between
Vbe1 and Vbe2.
V. EXPERIMENTAL RESULTS
The temperature sensor (Fig. 13) was fabricated in a baseline TSMC 65-nm CMOS
process, and was packaged in a ceramic DIL package. As shown in Fig. 13, the active
area measures 0.1 mm2 and it is dominated by the capacitors of the Σ∆’s integrator . All
transistors employed in the design are thick-oxide high-threshold devices with a minimum
drawn length of 0.28 µm, in order to avoid any problem due to gate leakage, which may
be significant at high temperatures. In spite of the use of high-threshold device, the sensor
can still operate from a 1.2-V supply, from which it draws 8.3 µA at room temperature.
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The supply sensitivity is 1.2 ◦C/V at room temperature, which demonstrates the low-voltage
capability of the proposed NPN-based sensor. The off-chip digital back-end decimates the
output of the modulator and compensates for the non-linearity.
With α = 2, the modulator’s bitstream average µ is limited, varying between 0.05 and 0.18
over the temperature range from −70 ◦C to 125 ◦C. To exploit this, a sinc2 decimation filter
was instead used instead of a traditional sinc filter, as this results in less quantization error
over this limited range. The digital non-linear correction described in section III-D has been
applied off-line, using a 6th-order polynomial for the correction of residual non-linearities.
The conversion rate of the sensor is 2.2 Sa/s (6000 bits, T1 = 20 µs, T2 = 50 µs) at which
it obtains a quantization-noise-limited resolution of 0.03 ◦C. A set of devices was measured
over the temperature range from −70 ◦C to 125 ◦C. After digital compensation for systematic
non-linearity, the inaccuracy (Fig. 14) was 0.5 ◦C (3σ, 12 devices). This improved to 0.2 ◦C
(3σ, 16 devices) after trimming at 30 ◦C (Fig. 15).
A summary of the sensor’s performance and a comparison to the state-of-the-art for CMOS
temperature sensors is reported in Table I. The sensor’s untrimmed accuracy is 10 times better
than previous designs in deep-submicron CMOS and both its batch-calibrated and trimmed
accuracy are comparable with sensors realized in larger-feature-size processes. Furthermore,
it is capable of sensing much lower temperatures, while operating from a 1.2-V supply.
VI. CONCLUSIONS
This paper describes a temperature sensor realized in a 65-nm CMOS process with a
batch-calibrated inaccuracy of ±0.5 ◦C (3σ) and a trimmed inaccuracy of ±0.2 ◦C (3σ)
from −70 ◦C to 125 ◦C. This represents a 10-fold improvement in accuracy compared to
previous deep-submicron temperature sensors, and is comparable with that of state-of-the-art
sensors implemented in larger-feature size processes. These advances are enabled by the use
of vertical NPN transistors as sensing elements, the use of precision circuit techniques, such as
dynamic element matching and dynamic offset compensation, and a single room-temperature
trim. In particular, the use of NPNs, rather than the PNPs of previous work, enables low-
temperature (−70 ◦C) sensing while operating from a low supply voltage (1.2 V).Such NPNs
can be made without process modifications by exploiting the availability of deep N-well
diffusions in most deep-submicron CMOS processes. This work demonstrates that accurate
temperature sensors can still be designed in advanced deep-submicron CMOS processes.
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TABLE I
COMPARISON WITH PREVIOUSLY PUBLISHED CMOS TEMPERATURE SENSORS
Reference This work [10] [17] [9]
Technology 65 nm CMOS 32 nm CMOS 0.16 µm CMOS 0.7 µm CMOS
Chip area 0.1 mm2 0.02 mm2 0.26 mm2 4.5 mm2
Supply current 8.3 µA 1.5 mA 6 µA 25 µA
Supply voltage 1.2 - 1.3 V 1.05 V 1.8 V 2.5 - 5.5 V
Supply sensitivity 1.2 ◦C/V N.A. 0.2 ◦C/V 0.05 ◦C/V
Output rate 2.2 Sa/s 1 kSa/s 10 Sa/s 10 Sa/s
Energy per conversion 4.5 µJ 1.6 µJ 0.9 µJ 12.5 µJ
Resolution 0.03◦C 0.15◦C (1σ) 0.018 ◦C (1σ) 0.025 ◦C (1σ)
Temperature range −70 ◦C - 125 ◦C −10 ◦C - 110 ◦C −40 ◦C - 125 ◦C −55 ◦C - 125 ◦C
Inaccuracy (untrimmed) 0.5◦C (3σ) < 5 ◦C 0.5 ◦C (3σ) 0.25 ◦C (3σ)
Inaccuracy (trimmed) 0.2◦C (3σ) N.A. 0.25 ◦C (3σ) 0.1 ◦C (3σ)
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